This paper presents a soft switching converter to achieve the functions of zero voltage switching (ZVS) turn-on for the power switches and dc voltage step-up. Two circuit modules are connected in parallel in order to achieve load current sharing and to reduce the size of the transformer core. An active snubber is connected between two transformers in order to absorb the energy stored in the leakage and magnetizing inductances and to limit the voltage stresses across the switches. During the commutation stage of the two complementary switches, the output capacitance of the two switches and the leakage inductance of the transformers are resonant. Thus, the power switches can be turned on under ZVS. No output filter inductor is used in the proposed converter and the voltage stresses of the output diodes is clamped to the output voltage. The circuit configuration, the operation principles and the design considerations are presented. Finally, laboratory experiments with a 340W prototype, verifying the effectiveness of the proposed converter, are described.
I. INTRODUCTION
In order to help mitigate climate changes and environmental pollution, the Environment Protection Agency (EPA) and the Climate Saver Computing Initiative (CSCI) have proposed efficiency requirements for modern power supply units. DC-DC [1] - [9] converters with zero voltage switching (ZVS), have been proposed with advantages such as high frequency operation, ZVS or zero current switching (ZCS) switching and high circuit efficiency. However, the voltage stresses or current stresses in the resonant converters are much to high for high input voltage or current applications. Active snubbers [10] - [12] have been presented to reduce voltage spikes and switching losses and to increase circuit efficiency. Power switches are turned on under ZVS during the transition interval based on the transformer leakage inductance and the switch output capacitance. However, a high power rating and a high power density are required in many practical applications such as computer servers and telecommunication power supplies. One way to increase output power is to connect two or more converter cells in parallel. Thus the current stresses and the power losses can be distributed among all of the converter cells. An interleaved PWM controller can control several converter cells with a phase-shifted PWM technique to realize load current sharing and ripple current cancellation. Parallel forward converters with soft switching techniques Manuscript received Jan. 16, 2011; revised Jul. 8, 2011 Recommended for publication by Associate Editor Tae-Woong Kim. † Corresponding Author: linbr@yuntech.edu.tw
Tel: +886-5-5517456, Fax: +886-5-5312065, National Yunlin University * Dept. of Electrical Eng., National Yunlin University of Science and Technology, Taiwan have been presented in [13] - [15] to realize ZVS operation and to achieve conversion efficiency improvements. However, the control schemes are more difficult to implement and many switches are used in the circuits. This paper presents a parallel soft switching converter with an output voltage doubler topology. Two circuit modules with the same power switches are connected in parallel at the input and output sides to reduce the current stresses on the output diodes and the primary and secondary windings of the transformers. An active snubber is connected between two power transformers to achieve a transformer flux reset, to limit the voltage spikes on power switches and to achieve the ZVS turn-on of switches. In the secondary side, an output voltage doubler is used to achieve an output voltage step-up. The circuit configuration, operation principles, mathematical analysis and design considerations of the proposed converter are analyzed in detail. Experiments based on a 340W laboratory prototype are presented to verify the circuit performance.
II. CIRCUIT CONFIGURATION
The circuit configuration of the proposed converter is shown in Fig. 1 . There are two modules connected in parallel to share the load current. V in is the input voltage, T 1 and T 2 are the isolated transformers, L r1 and L r2 are the resonant inductances, L m1 and L m2 are the magnetizing inductances, and S 1 and S 2 are the main and auxiliary switches. D S1 and D S2 are the antiparallel diodes of S 1 and S 2 , respectively. An active snubber including S 2 and C c is connected between the two transformers T 1 and T 2 to limit the voltage stress of the power switches S 1 and S 2 and to implement the flux reset of T 1 and T 2 . During the transition interval of S 1 and S 2 , the capacitors C S1 and C S2 and the inductors L r1 and L r2 are resonant to allow the ZVS turn-on feature on the switches S 1 and S 2 . Thus, the switching losses and the thermal stresses of the semiconductors and the transformers are reduced. In the secondary side of T 1 and T 2 , a voltage doubler rectifier is used to obtain a stable output voltage V o . The PWM signals of S 1 and S 2 are complementary to each other with a small delay time which can be generated from a general PWM IC or from an active clamp PWM IC with an isolated gate driver.
III. OPERATION PRINCIPLE
Based on the on and off states of the switches S 1 and S 2 and the diodes D 1 ∼D 4 , there are six operating modes in the proposed converter during one switching cycle. Fig. 2 shows the key waveforms of the proposed converter and Fig. 3 gives the topological operating modes in a switching cycle. Before the system analysis, the following assumptions are made:
• δ is a duty cycle of the main switch S 1 ;
• The conduction times of S 1 and S 2 are δ T s and (1-δ )T s , where T s is the switching period;
• The capacitances C, C c , C o1 and C o2 are much larger such that the voltages V C , V Cc , V o1 and V o2 are assumed to be constant;
• The capacitances C S1 and C S2 are less than the capacitances C and C c ;
• The turns ratio of T 1 and T 2 are identical
• The resonant inductances L r1 =L r2 =L r are much less than the magnetizing inductances L m1 =L m2 =L m ;
• In the steady state, the average capacitor voltage V C =V in . Before time t 0 , the switch S 1 is in the on-state. Since the inductor current i Lr1 <i Lm1 and the inductor current i Lr2 >i Lm2 , the secondary winding current i T 1,s is negative and the secondary winding current i T 2,s is positive, respectively. Thus, the diodes D 
Since V in >nV o1 , the inductor current i Lr1 increases and the inductor current i Lr2 decreases. The magnetizing currents i Lm1 and i Lm2 are given as:
Power is delivered from the input terminal voltage V in to the output capacitor C o1 through T 1 , S 1 and D 1 . The energy stored in the capacitor C also delivers power to the capacitor C o1 through T 2 , S 1 and D 3 . The secondary diode currents i D1 and i D3 are given as:
The switch current i S1 is expressed as:
This mode ends at time t 1 when S 1 is turned off. Mode 2 [t 1 ≤t<t 2 ]: At time t 1 , S 1 is turned off. C S1 is charged from the zero voltage and C S2 is discharged from V in +V C -V Cc . The components L r1 , L r2 , C S1 and C S2 are resonant in this mode. Since the time interval in this mode is negligible when compared to the switching period T s , the primary currents i Lr1 and i Lr2 are almost constant and C S1 and C S2 are linearly charged and discharged, respectively. At time t 4 , the auxiliary switch S 2 is turned off. Since i Lr2 (t 4 )-i Lr1 (t 4 )>0, the capacitor C S2 is charged and the capacitor C S1 is discharged. The drain voltage V S1,d decreases from V in +V C -V Cc and the drain voltage V S2,d increases from zero voltage. Since the time interval in this mode is negligible when compared to the switching period T s , the inductor currents i Lr1 and i Lr2 are almost constant and C S1 and C S2 are linearly discharged and charged, respectively. The diodes D 2 and D 4 are still conducting in this mode. At time t 5 , the capacitor voltage v CS1 decreases to zero and the capacitor voltage v CS2 increases to V in +V C -V Cc . When the voltage v S1,ds (or v CS1 ) becomes zero at time t 5 , the anti-parallel diode D S1 of switch S 1 is conducting.
Mode 6 [t 5 t<T+t 0 ]: At time t 5 , the anti-parallel diode D S1 is conducting and the switching current i S1 is negative. Thus the switch S 1 can be turned on at this instant to achieve ZVS. Since the diodes D 2 and D 4 are still conducting in this mode, the magnetizing current i Lm1 decreases and the magnetizing current i Lm2 increases. The inductor voltage v Lr1 =V in +nV o2 >0 and the inductor voltage v Lr2 =-nV o2 -V Cc <0. Therefore, the inductor current i Lr1 increases and the inductor current i Lr2 decreases. At time T+t 0 , i Lr1 =i Lm1 and i Lr2 =i Lm2 . Then the diodes D 2 and D 4 are off, and the diodes D 1 and D 3 are conducting. Then, the circuit operation of the proposed converter in a switching cycle is completed.
IV. CIRCUIT ANALYSIS
The transition intervals in modes 2 and 5 are much shorter than the other time intervals. Thus these two modes to derive the dc voltage conversion ratio of the proposed converter were neglected. In mode 1, S 1 is on. The time interval in this mode is (δ -δ 6 )T s , where δ is the duty cycle of S 1 , δ 6 is the duty loss in mode 6, and T s is the switching period. The voltages on L m1 and L m2 are nV o1 and -nV o1 . Thus the inductor voltage v Lr1 =V in -nV o1 and the inductor voltage v Lr2 =-V C +nV o1 =-V in +nV o1 . In mode 3, S 2 , D 1 and D 3 are on such that v Lm1 =nV o1 , v Lm2 =-nV o1 , v Lr1 =V Cc -V CnV o1 and v Lr2 =V in +nV o1 -V Cc . The time interval in this mode is δ 3 T s . In mode 4, S 2 , D 2 and D 4 are on such that v Lm1 =-nV o2 , v Lm2 =nV o2 , v Lr1 =-V C +nV o2 +V Cc and v Lr2 =V in -nV o2 -V Cc . The time interval in this mode is (1-δ -δ 3 )T s . In mode 6, S 1 , D 2 and D 4 are on such that v Lm1 =-nV o2 , v Lm2 =nV o2 , v Lr1 =V in +nV o2 and v Lr2 =-V C -nV o2 . The time interval in this mode is δ 6 T s . Based on the voltage-second balance on the secondary windings of T 1 and T 2 , the output capacitor voltages are given as:
Based on the volt-second balance on the inductors L r1 and L m1 and the inductors L r2 and L m2 , the voltages V Cc and V C of capacitors C c and C are expressed as:
The voltage conversion ratio M of the proposed converter can be expressed as:
where V f is the voltage drop on the diodes D 1 ∼D 4 . The peak diode current i D2,peak can be expressed as:
The duty cycle loss in mode 6 can be obtained by the diode current i D2 from the peak diode current i D2,peak to zero.
If δ 3 =δ 6 is assumed, then the duty cycle loss δ 6 can be obtained from (13) and (14) .
Based on the assumption of δ 3 =δ 6, the following equations can be obtained from (8)- (13) .
The average currents on the rectifier diodes D are equal to V o +V f . To meet the current-second balance for C and C c , the dc magnetizing currents i Lm1,av of T 1 and i Lm2,av of T 2 are given as:
The ripple components of i Lm1 and i Lm2 are expressed as:
The peak and root-mean-square (rms) values of the switching currents can be expressed as:
The voltage stresses of S 1 and S 2 can be obtained from modes 4 and 1.
From (28), it can be seen that the voltage stresses of S 1 and S 2 are related to the input voltage V in and the duty cycle δ . Basically, the ZVS condition of the main switch S 1 is more difficult to realize than that of the auxiliary switch S 2 . Thus only the ZVS condition of the switch S 1 is considered. At time t 4 , the inductor currents i Lr1 (t) and i Lr2 (t) are approximately given as: 
To ensure the ZVS turn-on of the switch S 1 , the energy stored in the inductors L r1 and L r2 must be greater than the energy stored in the capacitors C S1 and C S2 in mode 4. Thus the ZVS condition of S 1 is expressed as:
Thus the minimum inductance L r is expressed in (32) to realize the ZVS turn-on of S 1 . The peak-to-peak ripple current on C is given as:
If the ripple capacitor voltage ∆v C is given, then the capacitance of C can be obtained as:
V. EXPERIMENTAL RESULTS A laboratory prototype circuit with a 340W (200V/1.7A) rated power was built to verify the effectiveness of the proposed converter. The nominal input terminal voltage V in is 48V and the minimum and maximum input voltages are 36V and 60V, respectively. The proposed converter is operated at a switching frequency f s =70kHz. An EI-40 core was used for the transformers T 1 and T 2 . The primary winding turns N p are 18 and the secondary winding turns N s are 50. The magnetizing inductances L m of T 1 and T 2 are 100mH. The resonant inductances of L r1 and L r2 are 10mH. The output filter capacitances C o1 and C o2 are 330mF/420V. IRFP264N MOSFETs are used for the switches S 1 and S 2 and ER605 fast recovery diodes are adopted for the diodes D 1 ∼D 4 . the capacitances of C c and C are 16mF. A type II voltage controller was adopted to regulate the output voltage using IC UCC2893 PWM control. Fig. 4 shows the measured gate voltage v S1,g , the drain voltage v S1,d and the switch current i S1 of the switch S 1 at 30%, 60% and 100% load conditions, respectively. Before the switch S 1 is turned on, the switch current i S1 is negative to discharge the capacitor C S1 . Thus the drain voltage v S1,d is decreased to zero and the anti-parallel diode D S1 is conducting. Therefore, the switch S 1 is turned on at this instant to achieve ZVS. Fig. 5 shows the measured gate voltage v S2,g , the drain voltage v S2,d and the switch current i S2 of the switch S 2 at 30%, 60% and 100% load conditions, respectively. Similarly, S 2 is also turned on at ZVS. Fig. 6 shows the primary winding currents i Lr1 and i Lr2 , and the switch currents i S1 and i S2 at 60% and 100% load conditions. When S 1 is in the on state, the switch current i S2 is zero, the inductor current i Lr1 increases and the inductor current i Lr2 decreases, and the switch current i S1 =i Lr1 -i Lr2 . When S 1 is in the off state and S 2 is in the on state, the switch current i S1 is zero. The inductor current i Lr1 decreases, the inductor current i Lr2 increases, and the switch current i S2 =i Lr2 -i Lr1 . Fig. 7 illustrates the measured results of the gate voltages v S1,gs and v S2,gs , the clamp voltage v Cc and the capacitor voltage v C at 30%, 60% and 100% load conditions. It is clear that the clamp voltage v Cc is related to the duty cycle of the Figs. 8 and 9 show the measured waveforms of the gate voltage v S1,gs , the secondary winding currents i T 1,s and i T 2,s and the diode currents i D1 ∼i D4 at 60% and 100% load conditions. When S 1 is in the on state, the secondary winding current i T 1,s is positive and the secondary winding current i T 2,s is negative. Thus the diodes D 1 and D 3 are conducting. When S 1 is in the off state, the secondary winding current i T 1,s is negative and the secondary winding current i T 2,s is positive. Thus the diodes D 2 and D 4 are conducting. Fig. 10 gives the measured waveforms of gate voltage v S1,gs and the output capacitor voltages V o1 and V o2 at 60% and 100% load conditions. It is clear that the capacitor voltages V o1 and V o2 are related to the duty cycle of the switch S 1 . Fig. 11 shows the measured efficiencies of the proposed converter for different load conditions. The maximum efficiency of the proposed converter is 89.3% at 90% of full load. If the lower turn-on resistance of the MOSFETs is available and the skin effect of transformer winding is considered in the design of the circuit, the circuit efficiency of the adopted converter can be increased by about 3%-5%.
VI. CONCLUSION
In this paper, a parallel soft-switching converter with an output voltage doubler is proposed. An active snubber is adopted to realize the transformer flux reset, to limit the peak voltage on the semiconductors, and to achieve ZVS turn-on for the main and auxiliary switches. Thus the converter efficiency is increased. The two circuit modules are connected in parallel with the same switches to achieve load current sharing. A circuit analysis and a design example of the proposed circuit are discussed and presented in detail. Finally, experiments based on a 340W laboratory prototype have been provided to verify the theoretical analysis and the performance of the proposed converter.
